SAFEPOWER project: Architecture for Safe and Power-Efficient Mixed-Criticality Systems

BIB
Alina Lenz and Mikel Azkarate-Askasua Blázquez and Javier Coronel and Alfons Crespo and Simon Davidmann and Juan Carlos Diaz Garcia and Nera González Romero and Kim Grüttner and Roman Obermaisser and Johnny Öberg and Jon Perez and Ingo Sander and Ingemar Söderquist
Euromicro Conference on Digital System Design (DSD)
With the ever increasing industrial demand for bigger, faster and more efficient systems, a growing number of cores is integrated on a single chip. Additionally, their performance is further maximized by simultaneously executing as many processes as possible not regarding their criticality. Even safety critical domains like railway and avionics apply these paradigms under strict certification regulations.As the number of cores is continuously expanding, the importance of cost-effectiveness grows. One way to increase the cost-efficiency of such System on Chip (SoC) is to enhance the way the SoC handles its power resources. By increasing the power efficiency, the reliability of the SoC is raised, because the lifetime of the battery lengthens. Secondly, by having less energy consumed, the emitted heat is reduced in the SoC which translates into fewer cooling devices. Though energy efficiency has been thoroughly researched, there is no application of those power saving methods in safety critical domains yet.The EU project SAFEPOWER targets this research gap and aims to introduce certifiable methods to improve the power efficiency of mixed-criticality real-time systems (MCRTES). It was funded by the European Union's Horizon2020 research and innovation programme under the grant agreement No 687902. This paper will introduce the requirements that a power efficient SoC has to meet and the challenges such a SoC has to overcome.
8 / 2016
inproceedings
SafePower
Safe and secure mixed-criticality systems with low power requirements